



Quad Matched 741-Type Operational Amplifiers


OP11

FEATURES


Guaranteed V_{OS} : 500 μ V Max
Guaranteed Matched CMRR: 94 dB Min
Guaranteed Matched V_{OS} : 750 μ V Max
LM148/LM348 Direct Replacement
Low Noise
Silicon-Nitride Passivation
Internal Frequency Compensation
Low Crossover Distortion
Continuous Short-Circuit Protection
Low Input Bias Current

PIN CONFIGURATIONS

14-Lead Epoxy DIP
(P Suffix)



14-Lead Hermetic DIP
(Y Suffix)



GENERAL DESCRIPTION

The OP11 provides four matched 741-type operational amplifiers in a single 14-lead DIP package. The OP11 is pin compatible with the LM148, LM348, RM4156, RM4158, and HA4741 amplifiers. The amplifier is matched for common-mode rejection ratio and offset voltage which is very important in designing instrumentation amplifiers. In addition, the amplifier is designed to have equal positive-going and negative-going slew rates. This is an important consideration for good audio system performance.

The OP11 is ideal for use in designs requiring minimum space and cost while maintaining performance.




Figure 1. Simplified Schematic

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703

© Analog Devices, Inc., 2002

OP11—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Conditions	OP11A/OP11E			OP11F			OP11G			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	V_{os}	$R_S = 10$ k Ω		0.3	0.5		0.6	2.5		1.2	5.0	mV
Input Offset Current	I_{os}			5.5	20		25	50		75	200	nA
Input Bias Current	I_B			180	300		300	500		300	500	nA
Input Resistance Differential Mode ¹	R_{IN}		0.17	0.29		0.1	0.17		0.1	0.17		M Ω
Input Voltage Range	IVR		± 12	± 13		± 12	± 13		± 12	± 13		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 12$ V, $R_S = 10$ k Ω	100	120		100	120		70	100		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5$ V to ± 15 V, $R_S \leq 10$ k Ω		4	32		4	32		10	100	$\mu\text{V/V}$
Output Voltage Swing	V_O	$R_L = 2$ k Ω	± 11	± 13		± 11	± 13		± 11	± 13		V
Large-Signal Voltage Gain	A_{vo}	$R_L \leq 2$ k Ω , $V_O = \pm 10$ V	100	650		100	650		50	500		V/mV
Power Consumption ²	P_d	$V_O = 0$ V		105	180		123	180		210	340	mW
Input Noise Voltage	e_n p-p	0.1 Hz to 10 Hz		0.7			0.7			0.7		$\mu\text{V p-p}$
Input Noise Voltage Density	e_n	$f_0 = 10$ Hz $f_0 = 100$ Hz $f_0 = 1$ MHz		18			18			18		$\text{nV}/\sqrt{\text{Hz}}$
				14			14			14		$\text{nV}/\sqrt{\text{Hz}}$
				12			12			12		$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current	I_n p-p	0.1 Hz to 10 Hz		17			17			17		pA p-p
Input Noise Current Density	I_n	$f_0 = 10$ Hz $f_0 = 100$ Hz $f_0 = 1$ MHz		1.8			1.8			1.8		$\text{pA}/\sqrt{\text{Hz}}$
				1.5			1.5			1.5		$\text{pA}/\sqrt{\text{Hz}}$
				1.2			1.2			1.2		$\text{pA}/\sqrt{\text{Hz}}$
Channel Separation	CS		100	130		100	130			130		dB
Slew Rate ²	SR		0.7	1.0		0.7	1.0		0.7	1.0		V/ μ s
Large Signal Bandwidth ³		$V_O = 20$ V p-p	11	16		11	16		11	16		kHz
Closed-Loop Bandwidth ⁴	BW	$A_{VCL} = 1$	2.4	3.0		2.4	3.0		2.4	3.0		MHz
Rise Time ³	t_f	$A_V = 1$, $V_{IN} = 50$ mV		110	145		110	145		110	145	ns
Overshoot ³	OS			15	25		15	25		15	25	%

NOTES

¹Guaranteed by input bias current.

²Total dissipation for all four amplifiers in package.

³Sample tested.

⁴Guaranteed by rise time.

Specifications subject to change without notice

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15$ V, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ for OP11A, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ for OP11E, unless otherwise noted)

Parameter	Symbol	Conditions	OP11A			OP11E			Unit
			Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	V_{OS}	$R_S \leq 10$ k Ω	0.4	1.0		0.4	0.8		mV
Average Input Offset Voltage Drift ¹	TCV_{OS}	$R_S \leq 10$ k Ω	2.0	10		2.0	10		$\mu\text{V}/^\circ\text{C}$
Input Offset Current	I_{OS}		20	40		14	30		nA
Average Input Offset Current Drift ¹	TCI_{OS}		0.1	0.3		0.1	0.3		$\text{nA}/^\circ\text{C}$
Input Bias Current	I_B		200	375		200	350		nA
Input Voltage Range	IVR		± 12	± 13		± 12	± 13		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 12$ V, $R_S \leq 10$ k Ω	100	120		100	120		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5$ V to ± 15 V, $R_S \leq 10$ k Ω	4	32		4	32		$\mu\text{V}/\text{V}$
Large-Signal Voltage Gain	A_{VO}	$R_L \geq 2$ k Ω , $V_O = \pm 10$ V	50	250		50	250		V/mV
Output Voltage Swing	V_O	$R_L \geq 2$ k Ω	± 11	± 13		± 11	± 13		V
Power Consumption ²	P_d	$V_O = 0$ V	115	200		115	200		mW

NOTES

¹Guaranteed but not tested.²Total dissipation for all four amplifiers in package.

Specifications subject to change without notice

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15$ V, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$, $R_S \leq 100$ Ω , unless otherwise noted)

Parameter	Symbol	Conditions	OP11F			OP11G			Unit
			Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	V_{OS}	$R_S \leq 10$ k Ω	0.8	3.0		1.5	6.0		mV
Average Input Offset Voltage Drift	TCV_{OS}	$R_S \leq 10$ k Ω	4.0	15		4.0			$\mu\text{V}/^\circ\text{C}$
Input Offset Current	I_{OS}		40	60		250	300		nA
Average Input Offset Current Drift ¹	TCI_{OS}		0.3	0.6		0.3	0.6		$\text{nA}/^\circ\text{C}$
Input Bias Current	I_B		400	550		400	800		nA
Input Voltage Range	IVR		± 12	± 13		± 12	± 13		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 12$ V, $R_S \leq 10$ k Ω	100	120		70	100		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5$ V to ± 15 V, $R_S \leq 10$ k Ω	4	32		10	100		$\mu\text{V}/\text{V}$
Large-Signal Voltage Gain	A_{VO}	$R_L \geq 2$ k Ω , $V_O = \pm 10$ V	50	250		25	100		V/mV
Output Voltage Swing	V_O	$R_L \geq 2$ k Ω	± 11	± 13		± 11	± 13		V
Power Consumption ²	P_d	$V_O = 0$ V	115	200		250	400		mW

NOTES

¹Guaranteed but not tested.²Total dissipation for all four amplifiers in package.

Specifications subject to change without notice

OP11

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage (V_S)	± 22 V
Input Voltage*	Supply Voltage
Differential Input Voltage	± 30 V
Output Short-Circuit Duration	Continuous (One Amp Only)

Storage Temperature Range

Y Package	-65°C to +150°C
P Package	-65°C to +125°C

Lead Temperature Range (Soldering, 60 sec)

Operating Temperature Range

OP11A	-55°C to +125°C
OP11E	0°C to 70°C
OP11F, OP11G	-40°C to +85°C

*Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

Package Type	θ_{JA}^*	θ_{JC}	Unit
14-Lead Plastic DIP (P)	83	39	°C/W
14-Lead Hermetic DIP (Y)	108	15	°C/W

* θ_{JA} is specified for worst-case conditions, i.e., θ_{JA} is specified for device in socket for CERDIP and P-DIP packages.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
OP11AY*	-40°C to +125°C	14-Lead CERDIP	Y-14
OP11EP	-40°C to +125°C	14-Lead Epoxy DIP	P-14
OP11EY*	0°C to 85°C	14-Lead CERDIP	Y-14
OP11FP*	-40°C to 85°C	14-Lead Epoxy DIP	P-14
OP11GP	-40°C to 85°C	14-Lead Epoxy DIP	P-14

*Not for new designs. Obsolete April 2002.

For Military processed devices, please refer to the Standard Microcircuit Drawing (SMD) available at
www.dscc.dla.mil/programs/milspec/default.asp

SMD Part Number	ADI Equivalent
5962-89801012A	OP11ARCMDA
5962-8980101CA	OP11AYMDA

MATCHING CHARACTERISTICS (@ $V_S = \pm 15$ V, $T_A = 25^\circ\text{C}$, $R_S \leq 100 \Omega$, unless otherwise noted)

Parameter	Symbol	Conditions	OP11A, OP11E			OP11F			Unit
			Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage Match	ΔV_{OS}		0.5	0.75		0.6	2.0		mV
Common-Mode Rejection Ratio Match	$\Delta CMRR$	$V_{CM} = \pm 12$ V $V_{CM} = \pm 12$ V	1	20		94	120		$\mu\text{V/V}$ dB

Specifications subject to change without notice

MATCHING CHARACTERISTICS (@ $V_S = \pm 15$ V, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ for OP11A, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ for OP11E, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ for OP11F, $R_S \leq 100 \Omega$, unless otherwise noted)

Parameter	Symbol	Conditions	OP11A, OP11E			OP11F			Unit
			Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage Match	ΔV_{OS}		0.6	1.0		1.0	2.5		mV
Common-Mode Rejection Ratio Match	$\Delta CMRR$	$V_{CM} = \pm 12$ V $V_{CM} = \pm 12$ V	3.2	20		94	110		$\mu\text{V/V}$ dB


Specifications subject to change without notice

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP11 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




Typical Performance Characteristics—OP11




TPC 1. Input Offset Voltage vs. Temperature




TPC 4. Open-Loop Gain vs. Temperature




TPC 2. Offset Current vs. Temperature



TPC 5. Open-Loop Gain and Phase vs. Frequency















TPC 3. Bias Current vs. Temperature



TPC 6. Normalized Slew Rate and Bandwidth vs. Temperature

OP11







OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

14-Lead Epoxy DIP (P Suffix)



14-Lead Hermetic DIP (Y Suffix)



Revision History

Location	Page
Data Sheet changed from REV. 0 to REV. A.	
Change OP-09/OP-11 to OP11	Global
Edits to PIN CONNECTIONS	1
Edits to Figure 1	1
Edits to ABSOLUTE MAXIMUM RATINGS	2
Edits to ORDERING GUIDE	2
Edits to SPEC TABLES	2-4
Deletion of DICE CHARACTERISTICS	5
Deletion of WAFER TEST LIMITS Table	5
Deletion of TYPICAL ELECTRICAL CHARACTERISTICS Table	5